Analyzing Verilog file "H:/Product/LK/FPGA/LK-Xilinx-TB/VerilogHDL/SERVOMotor/top.v" into library work